




A L T O D U A L D E N S I T Y
 T A P E C O N T R O L L E R
 D D T a p e




Table of contents


<u>TITLE</u>	<u>Page</u>
Formatter Status _____	0 1
Tape Unit Status _____	0 2
Read Data Interface and FIEO _____	0 3
FIFO Control _____	0 4
Last Byte Detect _____	0 5
Write FIFO and Drivers _____	0 6
Formatter Command Register _____	0 7
Go Command Register _____	0 8
Alto Bus Interface _____	0 8
Alto Processor Interface _____	1 0
Data Wakeups _____	1 1
Other Wakeups _____	1 2
Route Stuff _____	1 3
Layout _____	1 4




















95	BUS.15	2	18	ProcessorBus.15
				#ee28a
94	BUS.14	4	16	ProcessorBus.14
				#ee28b
93	BUS.13	6	14	ProcessorBus.13
				#ee28c
92	BUS.12	8	12	ProcessorBus.12
				#ee28d
91	BUS.11	17	3	ProcessorBus.11
				#ee28e
90	BUS.10	15	5	ProcessorBus.10
				#ee28f
89	BUS.09	13	7	ProcessorBus.09
				#ee28g
88	BUS.08	11	9	ProcessorBus.08
				#ee28h




87	BUS.07	2	18	ProcessorBus.07
				#ee17a
86	BUS.06	4	16	ProcessorBus.06
				#ee17b
85	BUS.05	6	14	ProcessorBus.05
				#ee17c
84	BUS.04	8	12	ProcessorBus.04
				#ee17d
83	BUS.03	17	3	ProcessorBus.03
				#ee17e
82	BUS.02	15	5	ProcessorBus.02
				#ee17f
81	BUS.01	13	7	ProcessorBus.01
				#ee17g
80	BUS.00	11	9	ProcessorBus.00
				#ee17h

Alto Bus Interface


XEROX PARC/CSL	Project DDTape	GO Command Register Alto Bus Interface	File DDTape08.sil	Designer Tim Diebert	Rev A	Date 12/18/80	Page 09
-------------------	-------------------	---	----------------------	-------------------------	----------	------------------	------------










XEROX	Project	File	Designer	Rev	Date	Page
PARC/CSL	DDTape	DDTape11.sil	Tim Diebert	A	12/18/80	12
	Data Wakeups					





1k ohm resistor from 1 to 16
 330 ohm resistor from 2 to 15

E D G E C O N N E C T O R



C A B L E C O N N E C T O R

As viewed from the component side

XEROX PARC/CSL	Project DDTape	Reference Layout	File DDTape14.sil	Designer Tim Diebert	Rev A	Date 12/15/80	Page 15
-------------------	-------------------	---------------------	----------------------	-------------------------	----------	------------------	------------