PDP EtherNet Network Connection

BY E MARKOWSKI

Date May 31, 1979
General Description

The PDP-11/Ethernet interface module will enable the connection of DEC PDP-11/34 and 11/39 series computers and any other machine utilizing a DD11-PK backplane to the EtherNet communications network. The unit may also be used in computers with signals on connectors "C, D, E, and F" compatible with the DK11-PK backplane. The interface is be a single module plugged into the mainframe, deriving power from the mainframe and requiring only the ethernet transceiver and cable as external devices.

Caveat: The module expects to find +15 volts at 125 mA available at Pin U1 of connector "C" or alternately at Pin R1 of connector "A"! The DEC machine used must have this voltage available.

Caveat: There are early versions of PDP machines in which the fan assemblies protrude into the space above connector "A". The interface module will not physically fit into these machines.

Physical Description

The circuit board is a hex module approximately 8.5 by 15.75 inches with six connectors for insertion into connectors A,B,C,D,E, and F of the backplane. An outer edge ribbon connector provides access via a ribbon cable to a PDP-11 bulkhead connector and to the Ethernet transceiver cable. A DIP Switch must be set to define the unit Ethernet address assigned at the time of installation. A DEC plug-in PC module must also be installed to define the Bus Grant level, from 4 to 7, and to provide continuity for unused Grant strings.

The wire from C1A to C1B on the backplane of the slot into which the module is to be installed must be removed for proper operation.

Electrical Description

The interface communicates via the PDP Unibus with the CPU for control and status and with the memory for DMA type data transfers. Control and status information transfer is CPU initiated by addressing pseudo-memory locations within the interface hardware. Addresses currently defined are assigned compatible with the 9700 structure. Data transfers to/from memory are interface initiated when the I/O channels have been enabled via the control words and data is available/needed by the channel. Transfers occur on a Unibus cycle steal basis. Operation is full duplex allowing the PDP-11 to send messages to itself for diagnostic purposes.

Output data. The location of the output buffer in the first 64K of real memory and the two’s complement of the buffer length are transferred by the CPU to the pseudo-memory locations in the interface and the output is enabled by setting an enable bit in the control register. The interface will then initiate access requests for data from memory and start filling its FIFO buffer. When the net is quiet, the data will be prefixed by a single ‘one’, phase encoded and shifted to the net. The process continues until the buffer length counter overflows; the FIFO is then flushed, the CRC is appended and output stops.

If a collision is detected during the transmission period, the interface will jam the net, output will cease, and an interrupt request with vector 410 will be generated. The interrupt software routine should generate a random delay count, load the count into the Output Delay Start Register and restart the output. The hardware will decrement the delay count to zero using an asynchronous 43.5 microsecond period clock. On reaching zero and detecting a quiet line, the hardware will retry the transmission. The restart attempts should be made with the maximum random delay period doubled after each aborted attempt. After a maximum number of unsuccessful retries, the tries will cease and the handler will notify the user of an abort.

Input data. The location of the memory input buffer in the first 64K of real memory and the two’s complement of the maximum allowable buffer length are transferred by the CPU to the pseudo-
memory locations in the interface. When enabled, the interface will check the destination byte of all pups on the net and, if an address recognition occurs, it will begin accumulating sixteen bit data words in the input FIFO. Data in the FIFO will cause access requests to be generated and data will be transferred to memory. Accumulation will continue until the end of the pup, CRC will be checked, the FIFO will be flushed and if enabled, an interrupt requested. Setting a promiscuous bit in the control word will cause any pup on the net to be recognized and input.

Programming

Hardware devices are assigned pseudo-memory addresses in the upper 8K of memory. The Ethernet interface normally uses a block of eight floating word addresses, 760020 to 760036, used for communications equipment. A switch on the module, shown in Figure 1 (PDP11SW.sil), allows setting the starting address over the range of 760000 to 777760. The addresses are assigned as follows:

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>760020</td>
<td>Load output word count.</td>
</tr>
<tr>
<td>760022</td>
<td>Load output buffer location.</td>
</tr>
<tr>
<td>760024</td>
<td>Load/read output control and status.</td>
</tr>
<tr>
<td>760026</td>
<td>Load output start delay.</td>
</tr>
<tr>
<td>760030</td>
<td>Load/read input word count.</td>
</tr>
<tr>
<td>760032</td>
<td>Load input buffer location.</td>
</tr>
<tr>
<td>760034</td>
<td>Load/read input control and status.</td>
</tr>
<tr>
<td>760036</td>
<td>Read device address.</td>
</tr>
</tbody>
</table>

Output word count.

<table>
<thead>
<tr>
<th>B15</th>
<th>B9</th>
<th>B0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>2's Comp</td>
</tr>
</tbody>
</table>

CRC is generated by the hardware and is not included in the byte count.

Output buffer location.

<table>
<thead>
<tr>
<th>B15</th>
<th>B0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Address</td>
</tr>
</tbody>
</table>

Output control and status word.

<table>
<thead>
<tr>
<th>B15</th>
<th>B7B6</th>
<th>B0</th>
</tr>
</thead>
</table>

B15 Error: Indicates that a collision occurred and the data was not transmitted or an output underrun occurred.

B7 Done: Indicates that the previous operation was successfully completed or aborted.

B6 Interrupt Enable: When set, the interface will generate an interrupt request when B7(Done) is set.

B5, B4 CAVEAT, not implemented! DMA interface does not use extension bits; buffer locations must be in the first 64K of real memory.

B0 Enable: When set by the CPU, enables an output operation.
Output start delay.

<table>
<thead>
<tr>
<th>B15</th>
<th>B7</th>
<th>B0</th>
<th>Delay Count</th>
</tr>
</thead>
</table>

Input word count.

<table>
<thead>
<tr>
<th>B15</th>
<th>B9</th>
<th>B0</th>
<th>Ignored</th>
<th>2’s Comp</th>
</tr>
</thead>
</table>

Bits 15 thru 10 are ignored by the hardware during Load Input Word Count. When the residual count is retrieved with Read Input Word Count, the 2’s complement is contained in Bits 9 thru 0, and Bits 15 thru 10 are 0’s.

The CRC is not input to memory but should be included in the word count. If the input count is equal to the expected PUP size without the CRC the word count will cause a buffer overflow error. This may change in the future but that is what the hardware does now.

Input buffer location.

<table>
<thead>
<tr>
<th>B15</th>
<th>B0</th>
<th>Address</th>
</tr>
</thead>
</table>

Input control and status word.

<table>
<thead>
<tr>
<th>B15</th>
<th>B7 B6</th>
<th>B1 B0</th>
</tr>
</thead>
</table>

B15 Error: Indicates that the CRC was not correct, a buffer overflow or an overrun occurred during the previous operation.

B7 Done: Indicates that an operation has been completed.

B6 Interrupt Enable: When set, the interface will generate an interrupt request when B7 (Done) is set.

B1 Promiscuous: When set, the interface will input any packet on the net.

B0 Enable: When set by the CPU, initiates an input operation.

Device address

<table>
<thead>
<tr>
<th>B15</th>
<th>B7</th>
<th>B0</th>
<th>Address Comp</th>
</tr>
</thead>
</table>

The device address is an eight bit byte wired on the Ethernet module and the complement may be read by the line handler for insertion into the pup as the source address. This is the address used for destination comparison with pups received on the net. Bits 15 thru 8 are 0’s and Bits 7 thru 0 contain the complement of the address. Not at all clean but it wasn’t caught until checkout and there isn’t space on the board to correct it. Selection of the device address is shown in Figure 1 (PDP11SW.sil).

When interrupts are requested (enabled), at the termination of output/input operations, the
hardware provides a vector to a pair of words for interrupt processing. The vectors used are the vectors above the communications equipment. (Vectors may be modified by cutting the etch between E3 and E4 and adding wire jumpers on the module starting the interrupts at any location from $000_B$ to $760_B$.) The vectors are:

- Output Complete $400_B$
- Input Complete $404_B$
- Collision Occurred $410_B$

The jumper locations for selection of the interrupt locations are shown in Figure 1 (PDP11SW.sil).

**Installation**

The module is provided with a level 5 priority jumper plug in a socket in location A15 (may be soldered in). Priority level may be changed by replacing the plug with the desired level plug. Plugs are available from DEC as:

- Level 4 P/N 5408776-00
- Level 5 P/N 5408778-00
- Level 6 P/N 5408780-00
- Level 7 P/N 5408782-00

Care should be taken to note the pin orientation with Pin 1 rotated from the IC Pin 1. Pin 1 is not marked on the DEC plug but is the unused pin next to the priority level designation.

The interrupt locations, device address, and I/O address block location should be set by jumpers and switches shown in Figure 1 (PDP11SW.sil).

The backplane jumper from C1A to C1B must be removed from the connector of the slot used by the module.
I/O STARTING ADDRESS
RANGES FROM
760000 TO 777760

PUSH OPEN SIDE FOR A '1'
PUSH NUMBER SIDE FOR A '0'

ETCH JUMPER SHOWN FOR
INTERRUPT LOCATIONS
400
404
410
TO MODIFY, CUT ETCH
AND ADD JUMPERS
AS REQUIRED

UNIT ADDRESS

PUSH NUMBER SIDE FOR A '1'
PUSH OPEN SIDE FOR A '0'

FIGURE 1. PDP11 ETHERNET NETWORK INTERFACE SWITCH SETTINGS